Jasper Design Automation today announced the availability of Proof Kits for the DFI (DDR-PHY) specification, an interface protocol between memory controller logic and PHY interfaces that reduces integration costs while enabling performance and data throughput efficiency. Jasper high-performance, high-capacity formal verification provides the most complete solution for dealing with the complex protocols and timing parameters specified by DFI.

Jasper’s DFI Proof Kits are sets of properties, written in SystemVerilog, for verification of standard interface protocols. Each Proof Kit includes a Formal Testplan providing detailed instructions on verifying DFI designs, plus properties for the protocol that the
JasperGold® Verification System can prove against designs employing the specification. DFI solutions are widely used for cell phones, high-performance graphics and other memory-intensive applications.

The new DFI Proof Kits are currently available and provided at no additional charge to current licensees of Formal Testplanner. Other Jasper Proof Kits include AMBA 4 with AMBA 4 AXI, AXI-Stream and AXI-Lite interfaces; LPDDR1, LPDDR2, DDR, DDR2 and DDR3 SDRAM; AHB and AHB Lite; APB; Ethernet MDIO; OCP-IP; PCI-Express; and others.